



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

| APPLICATION NO | | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--------------------------------|-----------|-------------|-------------------------|----------------------|------------------|
| 09/493,319 | | 01/28/2000 | Samson Huang | INTL-0312-US (P7995) | 2102 |
| 21906 | 7590 | 05/02/2006 | | EXAMINER | |
| TROP PR | UNER & | HU, PC | OSORIO, RICARDO | | |
| 8554 KAT | | 'AY | ART UNIT | PAPER NUMBER | |
| SUITE 100 HOUSTON, TX 77024 | | | | 2629 | TATER NOMBER |
| 11005101 | 1, 121 // | 024 | | | |
| | | | DATE MAILED: 05/02/2006 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| • | Application No. | Applicant(s) | | | |
|--|---|---|--|--|--|
| | 09/493,319 | HUANG, SAMSON | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | RICARDO L. OSORIO | 2629 | | | |
| The MAILING DATE of this communication ap | pears on the cover sheet with the c | orrespondence address | | | |
| A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b). | DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be timwill apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE | lely filed the mailing date of this communication. (35 U.S.C. § 133). | | | |
| Status | | | | | |
| Responsive to communication(s) filed on 13 A This action is FINAL. Since this application is in condition for alloward closed in accordance with the practice under the condition of the con | s action is non-final. ance except for formal matters, pro | | | | |
| Disposition of Claims | | | | | |
| 4) | er. cepted or b) □ objected to by the Endrawing(s) be held in abeyance. See | e 37 CFR 1.85(a). | | | |
| Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E | | · · · | | | |
| Priority under 35 U.S.C. § 119 | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | |
| Attachment(s) | v | | | | |
| Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date | 4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other: | | | | |

Application/Control Number: 09/493,319 Page 2

Art Unit: 2629

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114 was filed in this application after a decision by the Board of Patent Appeals and Interferences, but before the filing of a Notice of Appeal to the Court of Appeals for the Federal Circuit or the commencement of a civil action. Since this application is eligible for continued examination under 37 CFR 1.114 and the fee set forth in 37 CFR 1.17(e) has been timely paid, the appeal has been withdrawn pursuant to 37 CFR 1.114 and prosecution in this application has been reopened pursuant to 37 CFR 1.114. Applicant's submission filed on March 13, 2006 has been entered.

Claim Rejections - 35 USC § 103

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 2. Claims 45 48 and 50 54 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakajima, USPN 6,333,737 B1, in view of Nishida, USPN 6,297,787 B1.

Claims 45 and 50

Nakajima teaches a pixel 2 for a liquid crystal display. Nakajima, figures 1 and 2; col. 2, lines 44 – 47; and col. 3, lines 11 – 17. Nakajima teaches a memory 22 for each pixel.

Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1a. Nakajima teaches a digital to analog conversion circuit 25. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1.

Although Nakajima does not specifically describe converting the digital indication into an analog voltage during a refresh operation, it is inherent to the operation of such a circuit that the

Page 3

information would be changed during a refresh operation in response to sensing a refresh signal with an amplifier or any other appropriate sensing means. See Nakajima, col. 1, lines 13 - 19.

Nakajima does not teach that each memory is associated with a group of two or more of the pixel cells and that the memory is located closer to the associated group of pixel cells than another one of the group of pixel cells.

Nishida teaches an array of pixel cells having a memory 332 for each display element 333. Nishida, col. 6, lines 16 - 18; col. 12, lines 9 - 26; and figure 12. Nishida teaches that the memory cells are changed during a refresh operation. Nishida, col. 9, lines 10 – 45; col. 10, lines 18 – 43. Nishida teaches that each single display unit [display unit 80] can include a plurality of pixels [unit case 85]. Each pixel [unit case 85 consists of three light emitting diodes [83R, 83G, and 83B]. Nishida, col. 13, lines 43 - 60; and figure 10. Nishida, after giving an example of a display unit having sixteen sets of pixels with three lights each, states, "In such a configuration, it is still sufficient to provide single memory and single controller for the single display unit. since display information with respect to respective forty-eight light emitting diodes can be stored into the single memory." Nishida, col. 13, lines 56 - 60.

It would have been obvious to one of ordinary skill in the art at the time of the invention to provide memory to multiple pixels as taught by Nishida with the light modulator array as taught by Nakajima. Such combination would reduce components and costs without decreasing the advantages of the invention of Nakajima.

Application/Control Number: 09/493,319 Page 4

Art Unit: 2629

Claims 46

Nakajima teaches that the memory 22 is local to the pixel cell. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 - 24; and figure 1a. Nishida teaches that the memory is local to the pixel group. Nishida, col. 13, lines 43 - 60; and figure 12.

Claims 47 and 52

Nakajima teaches that the memory may be a RAM. Nakajima, col. 3, lines 57 - 59. Nishida teaches that the memory may be RAM. Nishida, col. 13, lines 21 - 26.

Claim 48

Nakajima teaches reading the digital indication from the memory. Nakajima, col. 3, line 66 - col. 4, line 4; and col. 5, lines 51 - 52. Nakajima does not specifically describe the reading during the refresh operation, but it is inherent to the operation of such a circuit that the information would be changed during a refresh operation. See Nakajima, col. 1, lines 13 - 19.

Claim 51

It is inherent to the operation of Nakajima that the refresh operation occurs at a different rate than the frame update operation. Nakajima specifically teaches,

Further, if each pixel is provided with the output means for outputting data for displaying pixels (display data) on the basis of the processed data in addition to the operating means, the operational processing can be immediately performed on the data input to a pixel from the external or adjacent pixels to display the pixel concerned.

Nakajima, col. 2, lines 14-20. See also: Nakajima, col. 5, lines 17-26; col. 5, line 42-col. 6, line 3.

Claims 53 and 54

Art Unit: 2629

It is inherent to Nakajima that each of the pixel cells is controlled independently with respect to the other pixel cells. Nakajima, col. 1, lines 50 - 65. The single memory in Nishida retains display information about each of the pixel cells in each group of pixel cells. Nishida, col. 13, lines 52 - 60.

3. Claim 49 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakajima in view of Nishida as applied to claim 45 above, and further in view of Kinoshita et al, USPN 5,771,031.

Claims 49

As understood in the art, latching is holding data in a circuit until other circuits are ready to change the latch circuit. Nakajima does not specifically teach the step of latching the information from the memory.

Kinoshita teaches the step of latching the information from the memory while the data is updated. Kinoshita, col. 6, lines 39 - 42; col. 6, lines 63 - col. 7, line 6; col. 7, lines 14 - 21, lines 46 - 67; and col. 9, line 59 - col. 10, line 67.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the latching method and circuit taught by Kinoshita the method as taught by Nakajima and Nishida. Like Nakajima, Kinoshita teaches a drive method for individual pixels of a flat panel display. Kinoshita, col. 1, lines 5 –8; and col. 3, lines 60 –65. Both Nakajima and Kinoshita teach many of the same parts including storage capacitors, CS, memory, and digital to analog converters. See e.g. Kinoshita, figures 1, 3 & 4; col. 4, lines 33 –36; col. 5, lines 64 – 66; col. 7, lines 14 – 21; and col. 8, lines 11 – 14. Both teach the need to individually drive

Application/Control Number: 09/493,319

Art Unit: 2629

each pixel array. Kinoshita, col. 1, line 10 - col. 2, line 37; and col. 2, lines 6 - 9. Kinoshita invites such combination by teaching,

In the trend of resent years, the number of pixels in each horizontal pixel array is increased to improve the resolution of the active matrix LCD, and the word length of each pixel data is also increased to improve the precision of the gray scale. In order to increase the number of pixels and the word length, it is necessary for the signal line driving circuit to process the pixel data at a higher speed. However, if the processing speed of the signal line driving circuit is improved to its limit, it is difficult to drive all the signal lines within one horizontal scanning period.

Kinoshita, col. 1, lines 28 - 37. Kinoshita adds as the object of invention,

An object of the present invention is to provide a flat-panel display device and a method of driving the same, which can maintain the memory capacity required for block-driving of each horizontal pixel array to be small.

Kinoshita, col. 2, lines 6-9. Kinoshita further adds,

According to the aforementioned flat-panel display device and its driving method, pixel data items sequentially supplied from outside are divided into pixeldata blocks each consisting of the same number of pixel data items, equivalent to the number of pixels forming one pixel block. M pixel-data blocks are sequentially written in M memory sections, and the M pixel-data blocks stored in the M memory sections are read in parallel while writing is performed. These M pixel-data blocks are supplied to corresponding ones of the data supply buses. Therefore, the total memory capacity of the memory sections is smaller than a memory capacity required for storing all items of pixel data for one horizontal pixel array. Further, the memory capacity of the memory section is not significantly depend on the number of pixel data items for one horizontal array and the word length of pixel data. This enables an increase in the number of pixel data items for one horizontal pixel array and an increase in the word length while maintaining the memory capacity of the memory section to be small. As a result of this, it is possible to prevent costs for manufacturing a flat-panel display device from being increased due to block driving of the horizontal pixel array.

Kinoshita, col. 2, line 63 - col. 3, line 17. Kinoshita teaches that the memory can be reduced with its latching circuit. Kinoshita, col. 9, lines 59 - 67; and col. 10, lines 60 - 67.

Application/Control Number: 09/493,319 Page 7

Art Unit: 2629

Response to Arguments

4. Applicant's arguments filed March 13, 2006 have been fully considered but they are not persuasive.

Applicant argues that Nakajima fails to teach or suggest that in response to the refresh signal sense amplifiers reading digital indications from memory buffers.

Examiner disagrees because although not specifically mentioned by Nakajima, it is inherent to the operation of such a circuit that the information would be changed during a refresh operation that required a refresh signal to be sensed with an amplifier or any other appropriate sensing means.

2. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ricardo L. Osorio whose telephone number is 571-272-7676. The examiner can normally be reached on Monday through Thursday from 7:00 A.M. to 5:30 P.M. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala whose telephone number is 571-272-7681.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

571-273-8300 (for Technology Center 2600 only)

Hand-delivered responses should be brought to the Customer Service Window at the Randolph Building, 401, Dulany Street, Alexandria, VA 22314.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2629

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Technology Division: 2629

RLO April 29, 2006

RICARDO OSORIO